


Agenda

- Programming FPGAs
- Why Are They Useful?
- NI FPGA Hardware
- Common Applications for FPGAs
- How to Learn More








FPGA Logic Implementation

Implementing Logic on FPGA: $F = {(A+B)CD} \oplus E$






Demo

• Filter




LabVIEW FPGA Code Abstraction





LabVIEW FPGA Module



- LabVIEW code is translated to hardware circuitry implemented on the FPGA
- Natural representation of FPGA logic



Demo

• Simple I/O




Agenda

- Programming FPGAs
- Why Are They Useful?
- NI FPGA Hardware
- Common Applications for FPGAs
- How to Learn More




Why Are They Useful?





- *True Parallelism* Provides parallel tasks and pipelining
- *High Reliability* Designs become a custom circuit
- *High Determinism* Runs algorithms at deterministic rates down to 25 ns (faster in many cases)
- *Reconfigurable* Create new and alter existing taskspecific personalities




True Parallelism














High Reliability and Determinism

Decision Making in Hardware



80 and 120 MHz clocks




Demo

• AI, AO, Custom Threshold logic



From LabVIEW to Hardware

Ϋ́F





0100100010010010000


ī

Agenda

- Programming FPGAs
- What Are FPGAs and Why Are They Useful?
- NI FPGA Hardware
- Common Applications for FPGAs
- How to Learn More



What Is RIO Technology?



 Use NI LabVIEW to design custom hardware circuitry with off-the-shelf devices



NI LabVIEW FPGA Hardware Targets






Agenda

- Programming FPGAs
- What Are FPGAs and Why Are They Useful?
- NI FPGA Hardware
- Common Applications for FPGAs
- How to Learn More




Common Applications



- High-speed control
- Custom DAQ
- Digital communication protocols
- Sensor simulation
- Onboard processing and data reduction




Common Applications



- High-speed control
- Custom DAQ
- Digital communication protocols
- Sensor simulation
- Onboard processing and data reduction
- Coprocessing




High-Speed Control



About 200 kHz loop rate



Common Applications




- High-speed control
- Custom DAQ
- Digital communication protocols
- Sensor simulation
- Onboard processing and data reduction




Customize Your DAQ Device

- Custom timing & synchronization
- Multi-rate sampling
- Custom triggering
- Custom counters
- Flexible PWM
- Flexible encoder interface






Custom Triggered Analog Input






Common Applications




- High-speed control
- Custom DAQ
- Digital communication protocols
- Sensor simulation
- Onboard processing and data reduction




Digital Communication *Example – SPI*







Common Applications




- High-speed control
- Custom DAQ
- Digital communication protocols
- Sensor simulation
- Onboard processing and data reduction




Sensor Simulation and FPGA

- Fully customizable hardware Many types of sensors
- Parallelism Many sensors on chip with no interference
- Strict timing requirements Deterministic or highly realistic
- Onboard processing Engineering units to sensor signals





Common Applications



- High-speed control
- Custom DAQ
- Digital communication protocols
- Sensor simulation
- Onboard processing and data reduction



Onboard Processing and Data Reduction

Built-In I/O

- Analog voltages
- Digital communications

Input

• Sensor signals

Processing

- Encoding/decoding
- Filtering/averaging
- Modulation/ demodulation
- Decimation
- Stream processing

Process

Output

- DMA preprocessed data
- Streaming from input to output without host involvement

DMA to Host

Output




Intellectual Property (IP)





Waveform Averaging

FFT




Digital filtering

Windowing

Resampling









LabVIEW FPGA IPNet

ni.com/ipnet

| Thttp://zone.ni.com/devzone/cda/tut/p/id/4799 | | 🖌 🛟 🗙 Google | | | | ρ. |
|---|---|-----------------------------|--|---------------|-----------|----|
| Edit Vew Favori * | nks ** i odf - | ¥ 🖪 👳 | 🔁 0 🟂 PDF | : 🔊 • 11.1 br | urs saved | |
| | Functions and Example IP- De | | (<u>u</u> -) <u>a</u> | | | |
| P INCC LOUTLEW PROM | Palicoons and Example 1P. De | | | | 1 10 | |
| te this document | Shareyou | rIP | | | | |
| elect a Rating 💌 | - year | | | | | |
| nswered Your Question? | Note: | | | | | |
| Yes 🔘 No | Code Maturity of 1 = unrelea | ased or untested code | . Minimum | | | |
| ubmit) | flexibility and/or usability. | | | | | |
| | Code Maturity of 5 = fully ter and usability. | sted, shipping IP. Max | imum flexibility | | | |
| ated Categories | | | | | | |
| | * indicates example or IP is | s coming soon. | | | | |
| oducts | | | | | | |
| Software | | | | | | |
| LabVIEW FPGA Module | | | | | | |
| Distributed I/O | Table of Contents | | | | | |
| CompactRIO | | | | | | |
| Data Acquisition | 1. Math | | | | | |
| Reconfigurable VO | Signal Processing Data Manipulation, Tr | ranefar and Storage | | | | |
| CompactRI0 | RF and Communical | | | | | |
| R Series | 5. Data Acquisition | | | | | |
| Reconfigurable I/O | Signal Generation Control | | | | | |
| velopment Topic | 8. Digital Buses and Pr | rotocols | | | | |
| Control | 9. Sensor Simulation | | | | | |
| Bignal Processing & Analysis | 10. Other 11. Submit Your LabVIEV | WEPGA IP or Evample | Program | | | |
| Simulation & Design | | and a country of the second | , rogani | | | |
| Programming Fundamentals • Waveforms | Discuss and Request IP on | n the: IPNet Forum Th | read | | | |
| • Waveform Generation | Style Guidelines for FPGA IP: LabVIEW FPGA Design for Code Modules (IP Cores) | | | | | |
| lustry | | | | | | |
| ATE/Instrumentation | General FPGA Users Manu | al: LabVIEW FPGA Ma | inual | | | |
| Universit/Education | General LabVIEW FPGA Tra | aining: LabVIEW FPG/ | A Training Materi | al | | |
| Automotive | | | | | | |
| Electromechanics/ | | | | | | |
| Electrotechnics | | | | | | |
| Electronics | Math | | | | | |
| Bovernment/Defense maging Equipment | | LabVIEW | IP or | 0 | Code | |
| ndustrial Controls/ Devices/ | Name | Version | Example | Source | Maturity | |
| | Multiply | 8.5 | IP | NI Labs | 5 | 1 |
| | | 8.5 | llb | MILADS | 1 2 | |
| lystems | | | | | | |
| lystems strpture | Multiple | | | | Maturity | |
| ndustrial Controler Devices/ Systems | Martine | Version | Example | Source | | |
| maging Equipment ngusthal Controls/ Devices/ Systems | | LabViEW Version | IP or Example | Source | Code | |
| Electronica Downment/Detense maging Equipment Bystema Bystema | | | | Source | Code | |
| Biocholischnise Electronisch Covernment/Distanse Biotemie Biotemie Biotemie Controlist/Devices/ | | | | Source | Code | i. |
| liectoronectioncer Electronica Electronica Government/Johnse Government/Johnse Government/Johnse Byskene | | | | Source | Code | 1 |
| Sisteme Electromistranicol Electromicol Elec | Hum Name | Laboret | ID OI | | Code | 1 |
| Nergo difficience donn udamatere liceboronectanece Electronice Electronice Severmento Perterne Angung Equipment Brateme Mateme | | Laboret | ID OI | | Code | |
| Biocholischnise Electronisch Covernment/Distanse Biotemie Biotemie Biotemie Controlist/Devices/ | Hum Name | EADVIEW | Frame Manual E or | | Code | |

More than 200 IP cores and examples

Math

Signal Processing

Data Manipulation and Transfer

RF and Communications

Digital Protocols

Data Acquisition

Signal Generation

Control

Sensor Simulation



HDL-Based IP in LabVIEW FPGA

- HDL Interface Node
 - Inline HDL integration

- Component-Level IP Node
 - Parallel HDL integration

| LIBRARY ieee; USE ieee.std_logic_1164., | ALL: | | | | |
|--|--|--|--|--|--|
| Library XilinxCoreLib; ENTITY filt IS port (NO: IN std_logic, RDY: out std_logi CLK: IN std_logi RST: IN std_logi RFD: OUT std_log DIN: IN std_logi | ic; c; c; | | | | |
| ARCHITECTURE filt_a OF f | ilt IS | | | | |
| component wrapped_filt port (| | | | | |
| ND: IN std_logid RDY: OUT std_log CLK: IN std_log RST: IN std_logi RFD: OUT std_logi DIN: IN std_logi DOUT: OUT std_log DOUT: OUT std_log end component; | Library ieee; | | | | |
| | use ieee.std_logic_1164.all; | | | | |
| | use ieee.numeric_std.all; | | | | |
| Configuration specifi for all : wrappe generic map(| entity DemoClipAdder is | | | | |
| | port (| | | | |
| | <pre>clk : in std_logic;</pre> | | | | |
| | aReset : in std_logic; | | | | |
| | <pre>cPortA : in std_logic_vector(15 downto 0);</pre> | | | | |
| | <pre>cPortB : in std_logic_vector(15 downto 0);</pre> | | | | |
| | <pre>cAddout : out std_logic_vector(15 downto 0) := (others => '0')</pre> | | | | |
| |); | | | | |
| | end DemoClipAdder; | | | | |
| BEGIN | architecture rtl of DemoClipAdder is | | | | |
| UO : wrapped_filt port map | begin | | | | |
| | process(aReset, clk) begin | | | | |
| | if(aReset = '1') then | | | | |
| | cAddOut <= (others => '0') | | | | |
| END filt_a; | elsif rising_edge(clk) then | | | | |
| | <pre>cAddout <= std_logic_vector(signed(cPortA) + signed(cPortB));</pre> | | | | |
| | end if; | | | | |
| | end process; | | | | |
| | end rtl; | | | | |





How to Learn More

ni.com/fpga



ni.com/training

2 Day LabVIEW FPGA Module Course



